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In ultracapacitor applications, generally, a bi-directional converter is con-
nected to a DC bus and is designed to compensate rapid load variations on the
bus. During transient phases, overloaded DC bus can push the converter out
of its operating limits. For providing the necessary power, converters should
be put in parallel, while each converter is limited into its optimal operating
range. In a boost converter this operating limit can be related to the inductor
current and UC voltage. In this study, a variable current-limit is proposed
for inductor current which then determines the operating range of the boost
converter. This method will provide stability of the converter during overload
transients. An experimental setup consisting of a bi-directional converter, a
controllable load/source and an ultracapacitor is presented, to validate the
proposed method. Several scenarii are applied to analyse the performance of
the system in overloaded phases and theoretical and experimental results are
presented.
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1 Introduction
DC. micro grids are present in most of modern electrical systems. Embedded elec-
trical networks in electric vehicles [1], power management in residential/industrial
applicaions [2], [3] and renewable energy networks are only few examples of these
grids, in which key elements for energy management are bi-directional DC-DC con-
verters. An important role of bi-directional converters, in this regard, is to stabilize
the voltage of various DC buses in these networks. So often, several high dynamic
loads are fed by a DC bus. These loads could be connected in different laps of time
and might make abrupt variations of injected or absorbed currents into or out of
the DC bus. Usually, an ultracapacitor (UC) module is connected to the DC bus
via a bi-directional converter to provide voltage stability of this DC bus, in tran-
sients. Design of high efficient converters and studying their dynamic behaviour,
are important issues in this domain [4].
A new trend in energy management of low voltage micro grids, is to use UC modules
and associated bi-directional converters, to regulate bus voltage [5], [6]. A simpli-
fied configuration of this strategy in a DC micro grid, is shown in Fig. 1. In this
configuration, the bi-directional converter controls the voltage of the DC bus while
other converters and loads are connected to the bus in current control mode. In [7]
the energy source is a substation rectifier and a bi-directional converter coupled
with UC unit is used to compensate the line voltage at weak points. In the case
of [6], the energy source is a fuel cell which can only provide the mean power to
the load. Thed UC module and its dedicated converter are designed to maintain
the fuel cell current slope and its maximum value within the safe operating range.
These studies, however, consider that UC converter operates within its boundary
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limits.
In these applications, UCs are considered to be used in 2:1 voltage range, which
means 75 % of stored energy can be retrieved [8]. Since boost converters suffer from
limited gain in high power applications, reduced input voltage (i.e. low UC voltage)
becomes problematic for maintaining bus voltage in higher powers and transient
overloads. The analysis of the UC converter, at boundary conditions is investigated
in this paper and an optimal solution is presented.
Figure 1. A simplified structure of a DC micro-grid. Input converter injects current
into DC bus on one side and several loads absorb/inject currents on the other side.
Bi-directional converter connected to the UC unit, maintains the voltage stability
of the DC bus.
In fact, operating range (in other words, duty cycle) of the bi-directional boost
converter, should be limited before reaching its maximum gain point, to maintain
the stability of the bus voltage (this point will be addressed in details in Sec 2).
Maximum gain of a boost converter depends on its input power [9]. Input power is
the product of UC voltage and input inductor current, then both of these factors
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will, independently, affect the maximum gain of the converter. Increasing inductor
current has a negative effect on gain and efficiency [10] and in [11] implementa-
tion options for inductor current limiter, based on synergic control, are presented.
A mixed analogue/digital technique is presented in [12] for controlling maximum
inductor current in boost converters. Operating limits of a boost converter in dis-
continuous operating mode is investigated in [13] and a law for limiting the duty
cycle is obtained. This limit, however, depends on inductance of the converter and
switching frequency.
In this paper, the proposed solution for limiting the duty cycle depends on the input
voltage (UC voltage) which is monitored in real time by the control system. This
method is proposed to maintain the stability of the converter, in short transient
overloads, while exploiting the maximum range of the duty cycle. This will also
provide a solution for parallel implementation of boost converters [14], [15]: Each
converter can operate up to its stable operating range.
In section 2, steady state analyses alongside with experimental verifications are
considered for determining operating limits of a bi-directional converter. Based on
these results, a suitable controller structure will be proposed in section 3. Dynamic
behaviour of the system is investigated in 4 and experimental verification of the
controller is presented in section 5.
2 Boost converter analysis: Limits of operation
2.1 Theoretical basis
Structure of bi-directional buck/boost converter, used in this experiment is shown
in Fig. 2-a. An ultracapacitor module (UC) is connected to the input inductor and
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(a) (b)
Figure 2. a) Structure of the bi-directional converter. b) Simplified model for
analysing boost converter behaviour in bi-directional mode.
other end of the converter is connected to a 48 V DC bus with 500 µF capacitance.
In forward operating mode (boost), power flow is from the UC to the bus and both
iout and iL take positive values. In reverse operating mode (buck), these currents
take negative values and flow from the bus to UC.
Simplified model of the bi-directional converter, used in this paper, is shown in
Fig.2-b. In this section, analyses are performed for steady state operating points.
For this analysis, demanded current on the DC bus, iout, is independent from vBus
and is determined by the load, meaning that loads are not necessarily supposed to
represent simple resistive behaviour.
Losses in the converter are represented by two series resistances with identical val-
ues. This configuration is selected due to symmetrical structure of bi-directional
converter: gate signals are provided in a complementary way and current passes
through a switch while its gate signal is in high state and channel of the MOS-
FET is conducting (except from the dead time between two gate signals). More
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complicated loss models, are already presented [16] [17], which consider different
resistances for representing losses in converter, however, analysis in this section will
show that the precision of the considered model (Fig.2-b) would be sufficient for
the purpose of targeted applications.
In steady state, governing equations of the converter, can be obtained by writing
average voltage of the inductor and average current of the capacitor over a switching
cycle. These average values should be zero in steady state, therefore, one can obtain
equations (1). In this equation, i¯L and i¯out, are average inductor and output currents
on a switching period respectively and D represents the duty cycle ratio of the
converter.
Vbus =
Vuc − i¯LRs
1−D
(1)
i¯out = i¯L · (1−D)
It is worthwhile to mention that, as the converter is bi-directional, we only have
to deal with continuous operating mode; unlike the uni-directional boost where the
converter can also move to discontinuous operating zone. This is due to the fact
that i¯out and i¯L can take negative values and the model is then valid for both
forward and reverse modes of operation.
For a given output current, i¯out, and ultracapacitor voltage, Vuc, maximum bus
voltage can be obtained by writing ∂Vbus/∂D = 0. This maximum voltage gain
then corresponds to a duty cycle ratio, named Dm, and consequently to a specific
inductor current, i¯Lm, given by (2).
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(a) (b)
Figure 3. Calculation and experimental results: Bus voltage and inductor current
for different values of Duty cycle. a) Constant ultracapacitor voltage (Vuc = 20 V ),
different output current levels b) Constant output current level (iout = 3 A), various
ultracapacitor voltages.
Dm = 1− 2
i¯outRs
Vuc
, i¯Lm =
Vuc
2Rs
(2)
These limits of operating range should be imposed to maintain the stability of
boost converter. If the duty cycle ratio goes beyond Dm, the stability of controller
could no more be guaranteed. In fact, in order to increase the bus voltage, controller
always increases D, while beyond Dm bus voltage will decrease.
It can be noticed that this limit can be imposed by limiting i¯L and on the other
hand, model indicates that, for a given converter, this limit value depends only on
ultracapacitor voltage. Fig. 3-a shows that this current limit is independent of i¯out
and Fig. 3-b shows that it will change by variation of ultracapacitor voltage. It can
then be suggested that in forward mode, the controller should also have access to
Vuc and be able to impose adequate limits on inductor current.
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Figure 4. Experimental setup: imposing constant output current on DC bus, mea-
surements are made in a constant duty cycle ratio.
In reverse mode, the described model is still valid, however, behaviour of the
converter is different. DC bus is considered as the energy source and injects current
into the bi-directional converter. Converter will charge the ultracapacitor, which is
at a lower voltage level, and attempts to regulate the voltage of the DC bus. As in
this situation converter operates in step-down mode, no maximum gain could then
be imagined.
Constraints, in this mode, are mainly determined by ultracapacitor characteristics
such as maximum voltage and over current and not by stable operating range of
the converter.
2.2 Experimental verification
In order to verify the validity of the model (Fig. 2-b), an experimental setup is
developed (Fig. 7) and is explained in more details in Sec. 5.1. In this section,
bi-directional converter is connected between ultracapacitor and bus capacitor and
controller provides gate pulses with constant duty cycle ratios for this converter.
A power supply is connected to the ultracapacitor to maintain its voltage constant
and as shown in Fig. 4-a, current iout is absorbed from the bus.
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Two series of measurements are performed: first by keeping constant Vuc = cte,
and measuring i¯L and VBus for different D and i¯out; second with maintaining con-
stant i¯out and measuring same quantities for various D and Vuc.
To prevent overheating of components and changes in characteristics of the con-
verter, output current is maintained at the specified level for a tiny period of time
(1.25 s). As this sequence is adjusted by DSP controller, signals rise and fall precisely
at same instants. This repeatability of measurement sequences permits performing
average over several measurements to obtain a more reliable result.
Measurement results are shown in Fig. 3. First series of measurements (Vuc = 20 V
different values of i¯out), are shown in Fig. 3-a. Value of Rs is selected in a way that
VBus curve fits with experimental measurements. It can be observed that, once Rs
is identified by fitting a VBus curve in a given value of i¯out, other VBus curves cor-
responding to various values of output current, will coincide with measurements.
In this test, Rs = 0.33 Ω, is fitted with VBus = 20V and i¯out = 3A, voltage curve.
Second series of measurements (¯iout = 3 A different values of Vuc), are shown in Fig.
3-b. For the same value of Rs = 0.33 Ω, experimental curves show a good agreement
with the model. It can be observed that for Vuc = 12V , VBus is underestimated,
while for Vuc = 24V , VBus is slightly overestimated by the model. This observation
suggests that the considered boost model (Fig. 2-b) is valid for a limited range of
ultracapacitor voltages. Although this limited validity, this model can be used for
ultracapacitor applications. Vuc is usually varied from its nominal voltage to 50%
of this value and identification of Rs could be performed at the middle point of this
voltage range (i.e. Vuc = 75%Vuc−nominal).
Within the operating range of the converter, experimental results are close to the-
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oretical calculations. This validates the proposed limit (Eq. 2) on inductor current,
for ultracapacitor applications.
3 Structure of the Current limiter
Structure of the controller, proposed for bi-directional converter, is shown in Fig.
5. It consists of two loops with PI controllers, an inner current loop, named i-loop,
getting its feedback from inductor current and an outer voltage loop, named v-loop,
with a feedback from bus voltage. Kfi and Kfv are coefficients of measurements
and A/D conversion for current and voltage loops, respectively. Kpwm is the gain
of PWM in the experimental setup.
Output of the v-loop controller acts as a reference for the inductor current, then
a hard limit is imposed on this output to limit the reference current smaller than
Vuc/2Rs, according to (2). This function should be implemented by reading Vuc
and calculating the appropriate limit, i¯Lm, at the beginning of each switching cy-
cle. An appropriate anti-windup scheme is also implemented into the controller and
is explained in Sec. 4.2.
Two points should be studied in more details: First, is to verify whether the i-
loop controller is sufficiently precise to control the inductor current and then impose
the desired limit on this current (Sec. 4). Second point is to show if the variable
limit, which depends on measured Vuc, can guarantee the stability of the converter
in practical implementation (Sec. 5).
From two parts of equation (1), one can obtain:
VBus .¯iout = Vuc .¯iL − i¯
2
L.Rs (3)
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Figure 5. Two-loop structure, with inner current loop, considered for controlling
the bi-directional converter.
In forward mode, considering input and output powers as Pin = Vuc .¯iL and
Pout = VBus .¯iout, Efficiency of the converter, ηf = Pout/Pin can be written as:
ηf = 1−
i¯L ·Rs
Vuc
(4)
In reverse mode, Equation (1) is still valid, however, since both i¯L and i¯out
takes negative values, Equation (3) is written as: VBus. |¯iout| = Vuc. |¯iL|+ i¯
2
L.Rs.
Input and output powers should now be considered as Pin = VBus. |¯iout| and Pout =
Vuc. |¯iL|,which gives the efficiency of the converter in reverse mode, ηr, as:
ηr = 1−
|¯iL| · Rs
Vuc + |¯iL| ·Rs
(5)
For the reverse mode, no limit is imposed on the converter due to stability
issues and the inductor current can be obtained by:
i¯L =
−Vuc +
√
Vuc
2 + 4RsVBus · |¯iout|
2Rs
(6)
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while in forward mode, the maximum inductor current is limited to Vuc/2Rs
(Eq. (2)) by the controller. Before reaching to this limiting point, by solving equa-
tion (3) for i¯L, inductor current can be calculated as:
i¯L =
Vuc −
√
Vuc
2 − 4RsVBus · i¯out
2Rs
(7)
Equation (4) suggests that efficiency of the converter decreases linearly by i¯L
and when i¯L = iLm, reaches to ηf = 1/2. Further increase in output current,
i¯out, after this point will result in bus voltage drop, but efficiency of the converter,
ηf = (VBus · i¯out)/(Vuc · iLm) will remain at 50 %. In other words, limiting the
inductor current will limit further drop of the converter’s efficiency. It should be
noticed that this limit considers stability of the controller, but proper thermal
design of the converter is necessary to tolerate 50 % loss of input power.
4 Analysis & design of the controller
4.1 Boost converter dynamics
The model presented in Fig. 2-b is considered to analyse dynamic behaviour of the
converter. State-space average model of this structure can be written as (8), with in-
ductor current i¯L and bus voltage vBus considered as state variables, output current
i¯out and ultracapacitor voltage vuc as input parameters. Rs is the identified series
resistance in steady state. In these analyses, i¯out is determined by the load and no
direct dependency on vBus is considered for this current. It should also be mentioned
that, vuc is determined by the ideal capacitor equation: vuc = Vuc0+1/Cuc
∫
iuc ·dt.
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d
dt


i¯L
vBus


=


−Rs
L
− 1−D
L
1−D
CBus
0


·


i¯L
vBus


+


1
L
0
0 − 1
CBus


·


vuc
i¯out


(8)
Analysis is performed by finding numerical solutions of Ordinary Differential
Equations (ODE)(8) by a numerical solver (ode45 in Matlab r).
Calculations for PI controller are performed according to Equation (9); with yI(n)
output of the integrator and y(n) output of the PI controller. e(n) is the error be-
tween reference signal and feedback signal at each switching cycle, Ki and Kp are
integrator and proportional coefficients, respectively. This program is the basis for
analyses in the following sections.
yI(n) = yI(n− 1) +
Ki
fsw
· e(n) (9)
y(n) = yI(n) +Kp · e(n)
4.2 Dynamics of the controller in transient saturated zone
In this section, behaviour of the controller in an overloaded transient is investigated.
As indicated in sec. (2), theoretically, maximum inductor current is determined by
Equation (2). A current limiter, therefore, is implemented in the controller (Fig. 5)
to guarantee this current limit.
The scenario implemented for the calculations in this section is shown on Fig. 6:
Bus voltage is established at 48 V, output current then will go through an overload
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interval before settling at its final value. In this transient interval, inductor current
will reach its maximal value and i∗ref will be limited to prevent further increase of
the inductor current, i¯L. In this interval, v-loop controller will be simply written
as (10) to prevent windup effect of the integrator. Latest value of the integrator,
before saturation, will be saved into the controller. This value will then be set as
initial value of the integrator, y(n-1), when controller moves out from the saturated
zone. This is equivalent of restoring the same value of i∗ref after saturated transient,
as before this interval.
y(n) = (Kp +
Ki
fsw
) · e(n) (10)
Fig. 6-a shows the calculated behaviour of the system: i¯out reaches 9 A in tran-
sient mode before settling to 5 A in steady state. Inductor current is limited to 80%
of its theoretical limit, which is equivalent to limit the efficiency of the converter
to 60%. This safety factor is selected, first to provide a further margin from the in-
stability point and second due to considerations on thermal design of the converter
in practical situation.
This transient overload test is then applied to two specific cases: different over-
load currents and different di¯out/dt (Fig. 6-b) different overload currents and same
di¯out/dt (Fig. 6-c)
Fig. 6-b compares two overloaded transient phases with different current slope
rates. First is 0.5-9.5 A with 450 A/s rising/falling rates and second is 0.5-15.5 A
with 750 A/s rising/falling rates. Since the controller dynamic is the same for two
cases, bus voltage overshoot after saturation transient, is more important in the
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Figure 6. Simulation results: i-loop: Kp = 1, Ki = 500, v-loop: Kp = 1, Ki = 2800
a) Behaviour of controller in saturated transient. Ultra capacitor voltage variation
is very small b) Overload transients with different di¯out/dt c) Overload transients
with the same di¯out/dt.
16 Ahmadi et. al.
case with higher di¯out/dt. This effect is due to intrinsic limit of the controller,
where effect of high dynamic loads is more complicated to manage.
The proposed controller structure, however, provides an interesting feature for
transient overloads with same dynamics di¯out/dt. In Fig. 6-c, two current ramps
with same slopes, di¯out/dt = 450 A/s, but different magnitudes: 0.5-9.5 A and
0.5-15.5 A, are compared. In the case of 15.5 A ramp, bus voltage drop is more
important in overloaded interval. However, it can be noticed that the bus voltage
overshoot remains unchanged comparing to the smaller load ramp of 9.5 A. As
mentioned in Sec. 3, limiting the inductor current is equivalent to limiting the
lowest efficiency of the converter. In these circumstances, for a given ultracapacitor
voltage, maximum input power is already fixed and maximum output power is
then determined, regardless of amplitude of output current. In other words, in
saturated transient, converter is run in constant input and output power modes,
determined by ultracapacitor voltage. For this structure of controller, design should
then be performed on the basis of estimated dynamics of overloads rather than their
amplitudes.
5 Experimental validation
5.1 Experimental setup
The developed experimental setup is shown in Fig. 7-a. In this setup, the main bi-
directional converter is connected between ultracapacitor and bus capacitor. Second
bi-directional converter, named load converter, is connected to the bus capacitor
to absorb/inject the desired current from/into this bus (i.e. i¯out). Both converters
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have the same structures, as shown in Fig. 2-a.
Due to practical constraints in the laboratory, a reduced scale system been devel-
oped for experimental verifications. Characteristics of this setup, are summerized
in table 1. Although this method is represented for general DC micro-grid applica-
tions, due to the constraints in our laboratory, we reduced the scale of the system.
In fact, the behaviour of the controller and the proposed technique is not affected
by this scale change.
Inductance Nominal Nominal Switching
Vin Vout freq.
bi-directional 400 µH 24 V 48 V 20 kHz
load conv. 2 mH 48 V nc 20 kHz
Ultracapacitor unit
Individual Number Total Nominal
cell cap. of cells cap. voltage
360 F 20 18 F 24 V
Table 1. Some values in the experimental setup
Controller is based on a floating point DSP board (Texas Instruments TMS320F28335)
which is connected to converters via an interface board.
For the main bi-directional converter, the proposed control algorithm (Fig. 5) is
implemented in the DSP using forward Euler digitization method [18]. Inductor
current is constantly monitored and while its value is smaller than the limit, Equa-
tion (2), calculation unit applies the Equation (9) as the PI controller. In the current
limiting control mode, as described in section 4.2, equation (10) is applied to the
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(a)
(b) (c)
Figure 7. a) Experimental setup b) Forward operating mode b) Reverse operating
mode
controller.
Voltages (UC voltage and DC bus voltage) and current feedbacks are provided by
8-bit A/D converters in synchronized sampling mode. The acquisition rate is one
sample per switching cycle.
Two different configurations are then used in these tests: in forward operating mode,
the load converter is connected to a 600 W resistive load (Fig. 7-b) and in reverse
mode a 60 V DC source is connected to the load converter for injecting current into
the bus (Fig. 7-c). The load converter is run in current mode controls i¯out; di¯out/dt
can then be easily set by writing an appropriate program in the DSP controller.
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5.2 Performance of the controller
Controller’s coefficients are shown in Table. 2. These coefficients are obtained em-
pirically once the setup is mounted, by making a trade-off between reducing noise
effects and increasing speed of the controller. It can be noticed that the experimen-
tal PI coefficients are smaller than the simulation case. In fact, in the simulations,
switching noises and their effect on the control system are not considered and,
consequently, the system can have a higher dynamic in the absence of the noises.
However, the ratios between v-loop and i-loop coefficients are consistent and the
v-loop needs to have a higher Ki coefficient in both cases.
Response of the system to a pulse of i¯out is investigated in the following tests: In
all cases, ultracapacitor is initially charged to 24 V and bus voltage is established
at 48 V. i¯out is then undergoes a pulse variation according to Table 3.
i-loop v-loop feedback Kpwm
Kp = 0.5 Kp = 0.8 Kfi = 90 1875
−1
Ki = 100 Ki = 600 Kfv = 14 -
Table 2. Coefficients of the controller in the experimental setup
Fig. 8-a and d, show the performance of the controller in forward and reverse
modes respectively.
A comparison of measured inductor current with calculated one is shown in Fig. 8-b
& 8-e. Calculated current is obtained from Equation (7) using the identified Rs =
0.33 Ω. Calculated current is close to measured one, specially in the case of reverse
operating mode. Although Rs is identified for forward mode, this result shows that
for reverse mode it can be valid as well. Theoretical and measured efficiencies of
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Figure 8. Experimental and calculation results: Performance of the controller in
non saturated zone. Forward mode: a) Bus Voltage b) Calculated and measured
inductor current c) efficiency of the converter. Same quantities in reverse mode: d,e
and f. Resolution of the current probe in all measurements is 50 mV/A
the converter are shown in Fig. 8-c & f. One can observe that measurements are
close to calculations. In reverse mode, as the converter runs as step-down one, its
efficiency is higher than forward mode.
At the beginning and the end of measured interval, some non-relevant data can be
observed (specially in reverse efficiency measurement). This is due to the resolution
of current measurement in this zone: In fact, resolution of the current probe in all
measurements is 50mV/A. When current levels fall, to about 2 A, relative precision
of the measured current (i.e. ∆I/I) is poor and measured date are not reliable in
this zone. This measured current is then multiplied by voltage to obtain power and
efficiency, consequently, some noisy data appear in this zone.
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i¯out i¯out i¯out di¯out/dt
initial/ step step rising/ Converter limit
final time value falling mode on i¯out
fig8-a 1 A 500 ms 5.5 A 55 A/s forw. no
fig8-d 0A 500 ms -5 A 55 A/s rev. no
fig9-a 1 A 400 ms 8 A 50 A/s forw. yes
fig9-b 1 A 400 ms 10.5 A 50 A/s forw. yes
Table 3. Different scenarios applied on i¯out
5.3 Saturated transient
In this test, controller is pushed into the saturated zone for a tiny slice of time
(400 ms), see Table 3. Inductor current reaches its maximal value and bus voltage
drops to a lower voltage (Fig 9-a & b) during this transient.
Voltage overshoots and settling times, when bus voltage is restored to its nominal
value, are shown in Table 4. Settling times are calculated from the point where i¯L
becomes smaller than iLm, (controller moves out from saturation zone) to the point
where bus voltage remains within 5% of its nominal value. This test confirms the
fact that by using the proposed controller, overshoot and settling time after short
overload transients are independent from the magnitude of overload current and,
as described earlier, depend on di¯out/dt
Same effect can be observed on measured efficiency, in Fig. 9-c. In these tests
limit value of inductor current is set to 80% of its theoretical value, iLm, due to
thermal considerations and minimum efficiency of the converter should then be
limited to 60% (according to Eq. 4) in saturated zone. However, the efficiency is
rather limited to 70 % in three tests. In fact, identification of Rs is performed
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test1 test2 test3
iout Maximum value (A) 8 9 10.5
Overshoot (∆VBus/VBus) 20.8% 20% 18.3%
Settling time (ms) 108 109 110
Table 4. Behaviour of the controller for three pulses with same di/dt: Bus voltage
overshoot and settling time.
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Figure 9. Overload transients with same di¯out/dt = 50 A/s a) i¯out = 8 A b)
i¯out = 10.5 A c) Measured efficiency of the converter is practically limited to 70 %
in all cases. Resolution of the current probe in all measurements is 50 mV/A
within normal operating range of the converter and outside this range identified Rs
is overestimated. In other words, when the inductor current is limited by controller,
losses are smaller than those predicted from steady state measurement.
5.4 Ultracapacitor voltage and variation of current limit
In order to focus on operation of the current limit unit and its dependency on
Vuc, ultracapacitor, initially charged to 24 V, is discharged with a constant current.
During 6 s, a constant output current, iout = 5.4A, is absorbed from the bus.
Fig. 10-a shows that while the ultracapacitor discharges, inductor current, i¯L, is
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increased to provide the necessary output power; when i¯L reaches its limit value,
iLm, bus voltage can be no more maintained at 48 V. Fig. 10-b compares the
measured inductor current with the limit value of the current, which is set into the
digital controller. One can notice that i-loop operates properly and inductor current
follows the reference (current limit in this case).
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Figure 10. a) Current absorbed from bus, UC is discharging b) inductor current:
Calculated iLm & measured i¯L c) Current is injected into the bus, UC is charging.
Identification of UC parameters: C = 16.5 F, Ruc = 0.18Ω
In reverse mode, a constant current of 5 A is injected into the bus during 5 s
(i.e. iout = −5A). In this sequence, i¯L is injected into the ultracapacitor and no limit
is imposed on this current. Fig. 10-c shows a charging sequence in which Inductor
current, decreased from 14 A to 10.7 A while UC is charged gradually. Capacitance
of the ultracapacitor is identified from: Vuc = Vuc0+
1
Cuc
∫
iL · dt+iL ·Ruc, with Ruc,
total series resistance considered for UC module (identified values: Cuc = 16.5 F ,
Ruc = 0.18 Ω).
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6 Conclusion
In this paper, a control technique for managing short transient overloads in a bi-
directional converter, connected between an ultracapacitor unit and a DC bus,
is presented. In this method a variable current-limit is applied on the inductor
current of boost converter. It is demonstrated that, this limit value depends on the
ultracapacitor voltage. This control technique, allows to use the maximum operating
range of a bi-directional converter in forward mode. Governing equations for this
current-limit is obtained by characterizing boost converter in steady state operating
points. This control technique provides same behaviours for short overloads of the
same di/dt, regardless of the value of the overload current. An experimental setup
consisting of a 360 W bi-directional DC/DC converter with a controller unit, based
on a DSP, and an ultracapacitor unit is developed. The rate of the change of current,
di/dt, on DC bus is then precisely set and behaviour of the controller is evaluated
practically, in both cases of forward and reverse energy flow. In forward operating
mode, minimum efficiency of the converter is limited to 70 %, by application of
current-limit control. This method is useful in DC grids where several loads are
connected and short overload transients could affect the performance of the system.
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